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Abstract 
A two-stage low
-noise microwave
 amplifier wa
s 
designed and fabr
icated for the ba
nd from 1.2 to 1.
6 GHz. 
The design inco
rporated inductiv
e source feedback
 which 
enabled both powe
r and noise match
es to be obtained
. A 
gain compensatio
n network was u
sed to eliminate 
the 12 
dB/octave gain slo
pe caused by the 
two stages. 
The amplifier was c
onstructed on a s
ubstrate with a 
low dielectric 
constant of 2. 33
. Chip capacito
rs and 
chip resistors w
ere used in the
 construction. 
Wound 
coils were used
 for all the in
ductors except th
e FET 
source inductors.
 These inductan
ces were realized
 with 
microstrip. Indu
ctance data were
 measured and com
pared 
to a theoretical 
expression for th
e wound coils. S
everal 
physical anomalie
s were discovered
 during constru
ction. 
These effects in
cluded coupled in
ductors, inductor
s that 
were lossy due to
 physical closene
ss to metal su
rfaces 
and a parallel 
resonator which w
as lossy due to a 
long 
path between the 
ground connection
s of each element
. The 
overall dimension
s of the amplifie
r were .700" (1.78 
cm) 
by 1.150" (2.92 cm). 
The amplifier pr
ovided 26.0 ±,5 d
B power gain acro
ss 
the 400 MHz band. 
The input and out
put VSWRs were be
tter 
than 1.5 : 1. T
heoretical analy
sis of the am
plifier 
1 
predicted a noise figure of 1 dB. The actual noise 
figure measured at room temperature 
across the 1.2 to 1.6 GHz band. 
matching network were shown to 
was below 1.4 dB 
Losses in the input 
have a significant 
contribution to the higher noise figure. 
Recommendations for improvement of the circuit 
models for use in computer analysis are presented. 
Estimates of stray pad capacitance are given and could be 
used during computer optimization. Incorporation of 
these design recommendations and the discoveries made 
during construction should make the redesign of an 
improved amplifier possible. 
2 
Chapter 1 De
sign Procedure
 
A low noise m
icrowave amp
lifier for t
he frequency
 
band from 1.2
 to 1.6 GHz w
as designed. 
The amplifier
 was 
to have a gai
n of 25 dB wi
th less than 
1 dB ripple a
cross 
the 400 MHz b
and. Also to
 be obtained 
was a noise f
igure 
of less than 
1 dB. The am
plifier consis
ted of two sta
ges 
and impleme
nted GaAs FE
Ts as the 
active elem
ents. 
Reflection co
efficients at 
both the inpu
t and output 
were 
to be less th
an 1.5:1 VSWR
. Two 20 MHz 
bands centere
d at 
1.2276 and 1.5
754 GHz were 
of particular
 importance. 
The 
1.2276 GHz ba
nd was labele
d L2 and the 
1.5754 GHz 
band 
Ll, 
1.1 FET Stab
ilization and 
Noise Conside
rations 
Initial des
ign conside
rations focu
sed on the 
possibility o
f obtaining b
oth noise an
d power mat
ches 
simultaneousl
y. Each st
age was als
o unconditio
nally 
stabilized so
 that conjugate 
input and o
utput matche
s 
could be ob
tained. The 
stabilization
 of each s
tage 
enabled the 
input/output 
VSWR specific
ations of t
he 
complete amp
lifier to be m
et more eas
ily. This pro
cedure 
eliminated d
esigning wit
h mismatches
 between the 
first 
and second st
age. 
NEC NE72089 G
aAs MESFETs w
ere used in 
the design. 
3 
The FET comes packaged in a microstr
ipline package. This 
FET features a 1.0 µm gate length 
and offers a low noise 
figure and a high gain through 8 GHz
. The noise and S 
parameters used in the design are sh
own in Table 1.1. 
Mapping techniques and sets of no
ise circles were 
used to determine how both power and
 noise matches could 
be obtained. Constant noise circl
es on the source 
impedance plane could be construct
ed using the noise 
parameters of the FET. 
described by 
where 
The center of each circle is 
( 1.1) 
(1. 2) 
The parameter N1 depends on th
e desired noise figure of 
each circle, Fi. The four noise param
eters are defined 
as follows: F . represents the op
timum noise factor, 
min 
~pt correspo
nds to the optimum source refle
ction 
coefficient and rn is the normaliz
ed equivalent noise 
resistance.[ 3 ] The radius of each circle 
is given by 
( 1. 3) 
Using equations (1.1) thru (1.3) the c
onstant noise 
circles were plotted in figures 1.1 
and 1.2. 
When looking into a non-unilateral 
twoport, such as 
4 
Table 1.1. Sand noise parameters o
f NEC NE72089 FET. 
Freq 
GHz 
0.1000 
0.2000 
0.5000 
1.0000 
1.1000 
1.2000 
1.2276 
1.3000 
1.4000 
1.5000 
1.5754 
1.6000 
1.7000 
1.8000 
1.9000 
2. 0000 
4.0000 
Freq 
GHz 
1. 2000 
1.2276 
1. 3000 
1. 4000 
1. 5000 
1.5754 
1. 6000 
s 
Mag 11 Ang 
1.00 -4 
1.00 -6 
1.00 -16 
.98 -31 
.98 -34 
.98 -37 
.98 -39 
.98 -40 
.97 -43 
.96 -46 
.95 -48 
.95 -49 
.94 -52 
.932 -54 
.926 -58 
.92 -60 
.75 -117 
Fmin 
dB 
.4 
.4 
.4 
.4 
.4 
.41 
.41 
S Parameters[!]* 
s 5 12 
Mag 21 Ang Mag Ang 
3.43 176 .010 109 
3.47 175 .010 77 
3.49 164 .010 80 
3.39 154 .030 73 
3.38 144 .033 71 
3.37 142 .035 69 
3.36 141 .037 68 
3.35 140 .040 67 
3.34 138 .045 65 
3.32 136 .050 63 
3.31 135 .052 62 
3.30 134 .055 62 
3.29 132 .055 59 
3.28 129 .055 57 
3.26 127 .057 55 
3.25 125 .060 53 
2.56 79 .120 15 
Noise Parameters[ 2 ]* 
rn 
norm. 
.65 
.66 
.67 
.68 
.69 
.69 
.69 
ropt 
Mag Ang 
.76 39 
.77 40 
.79 42 
.81 44 
.82 46 
.80 47 
.79 48 
* all parameters measured in a 50 oh
m system. 
v05= 3 v, Ins= 
10 mA. 
5 
5 22 Mag Ang 
.69 -2 
.69 -3 
.68 -9 
.68 .-20 
.68 -22 
.70 -24 
.69 -25 
.69 -26 
.69 -28 
.69 -29 
.68 -31 
.68 -31 
.67 -33 
.66 -35 
.66 -37 
.66 -39 
.54 -78 
Noise Circles for L2 B
and 
I I 
0 
I I I 
.6 
' I • 
I C I 
1.0 1.5 
.4, .6, .8 and 1.0 dB c
ircles- without source 
inductor feedback. 
Freq= 1.2276 GHz 
Figure 1.1 
6 
2. 
Noise Circles for L1 Band 
I I I I I I I I I I I I 
0 .s 1.0 1.5 
.41 , .6 , .8 and 1.0 dB circle·s without source 
inductor feedback. 
Freq= 1.5754 GHz 
Figure 1.2 
7 
• I 2, 
a FET, a reflection coe
fficient that is dependen
t on the 
output load reflection 
is 
coefficient is calculated
 using 
where 
(S] 
seen. This reflectio
n 
( l. 4) 
( 1. 5) 
Figure 1.3. Twoport label
 convention. 
z2c is the
 generalized complex cha
racteristic impedance 
that describes the cen
ter of the Smith char
t. In 
practice z20 is 
usually 50 ohms. With
. the aid of 
bilinear mapping techniqu
es the entire output plan
e, z2 , 
can be mapped as a scale
d and rotated Smith chart
 to the 
S11.• impeda
nce plane.t
4J, 
characteristic impedance, 
a radius, 
This image Smith chart ha
s a 
( 1. 6) 
8 
T 
( 1. 7) 
and a center, 
a2a3* + al 
T =------2Re(a3) 
{ 1. 8} 
where 
S11 - 6. 511 + A
 1 - 5 22 
al = 1 + 5 22 
, a2 = I a
 = 
( 1. 9) 
1 + 8 22 3
 l + 5 22 
and 
/::;. = 5 115 22 - 5 125 21 
( 1. 10) 
Using the S-parameters in
 Table 1.1 and equations ( 1. 6) 
thru (1.10), the load 
plane mappings were 
calculated(Table 1.2). Figures 
1.4 and 1.5 show the 
plots of the image Smith ch
art on the s11 • pla
ne. These 
mappings show that there
 are many load impedances t
hat 
will cause IS11 • l>l. A near 
conjugate power match at the 
input that will produce a V
SWR of less than 1.5:1 is a
lso 
desired. Figures 1.6 and 1
.7 are plots of the conjugate 
image Smith charts and the 
noise circles. The conjugate 
image Smith charts represen
t source impedances that co
uld 
provide a conjugate power match. 
Clearly, most of the 
source impedances will not
 provide the desired no
ise 
figure of <ldB. 
With the addition of a sour
ce inductor that provides 
negative feedback, the FET
 can be made more stable (Fig. 
LS). The effect of the sour
ce inductor, L5 , is 
to 
rotate the image Smith ch
art of the load plane into 
the 
9 
Table 1.2. Input/output impedance plane mappings of the 
FET without a soucre inductor. 
z2 to s 22 
I Plane 
Freq Center Scale Rotation z 
GHz Mag Ang Mag Ang Re C Im 
1.2000 .999 -46.3 .231 134.4 120.8 134.9 
1.2276 1.002 -48.4 .237 133.2 116.2 129.4 
1. 3000 1.005 -50.1 .256 129.9 111.1 128.3 
1.4000 1.003 -54.4 .287 123.7 101. 7 125.7 
1.5000 .999 -58.6 .317 118. 7 97.3 124.3 
1.5754 .997 -60.5 .320 117 .o 90.6 118.1 
1.6000 1.000 -62.2 .338 116.0 90.6 118.1 
z1 to s11 
I Plane 
Freq Center Scale Rotation z 
GHz Mag Ang Mag Ang Re C Im 
1. 2000 3.02 -98.6 2.98 71.46 5.01 149.3 
1.2276 3 .19 -99.5 3.14 71.27 4.53 141.1 
1.3000 3.42 -101.4 3.38 70.18 :4.31 137.3 
1.4000 2.61 -98.7 2.54 70.43 5.66 126.7 
1.5000 2.19 -96.7 2.12 70.51 6.67 117.5 
1. 5754 1. 87 -93.9 1. 76 71.59 7.72 111. 9 
1.6000 1.96 -94.8 1.86 71.44 7.43 109.3 
10 
Load Plane Mapping for L2 Band 
I I 
0 
I I I I I I I I I t ' 
.s 1.0 1.5 
Mapping of load plane to S11'· plane. 
le:: (116.2 + j129.4) ohm 
Characteristic impedance of S11' plane= 50 ohm 
Freq= 1.2276 GHz 
Figure 1. 4 
11 
I I I 
2, 
Load Plane Mapping for Li Band 
Mapping of load plane to S11' plane. le= (90.6 + j118.1) ohm Characteristic impedance of S11' plane= 50 ohm Freq= 1.5754 GHz 
Figure 1. 5 
12 
I I 
0 
Image Plane and Noise Circles for L2 
1.0 1.5 I I I 
.5 
I I I I I I I l 2. 
Conjugate of load plane mapping to S11' plane with 
.4, .6, .8 and 1.0 dB noise circles. 
Freq= 1.2276 GHz 
Figure 1. 6 
13 
Image Plane and Noise Circles for L1 
I I I I I I I I I I I 
' I 0 • 5 1,0 1.5 
Conjugate of load plane mapping to S11' plane with 
.41, .6, .8 and 1.0 dB noise circles. Freq= 1.5754 GHz 
Figure 1.7 
14 
2 . 
interior of the s11 1 plane. 
Figure 1.8. FET with source inductor. 
The conjugate image chart, now on top of the noise 
circles, provides more possibilities for both the power 
and noise match. Table 1.3 shows the effects of Ls= 2.0 
nH on the output plane mappings. Figures 1.9 and 1.10 
represent plots of the image chart in bands L2 and Ll 
respectively. 
Further calculations show that the noise circles of 
the twoport formed by the FET and source inductor do not 
change significantly from those of the FET. To determine 
the noise parameters of the FET with a source inductor 
the two equivalent noise sources, u' and i' and their 
correlation, Y 'must be formulated. corr 
[A] 
i 
[A' J 
Fig. 1.11 (a) Noisy twoport formed by FET and L . (b) Noise-free twoport and equivalentsnoise 
sources, u' and i'. 
15 
Table 1.3. S parameters and input/outpu
t impedance plane 
mappings of the FET with a 2.0 nH sourc
e 
inductor. 
s parameters of FET with L = 2.0 nH s 
Freq S11 S21 S12 S22 
Stab 
GHz Mag Ang Mag Ang Mag An
g Mag Ang K 
1.2000 .800 -28.2 2.66 120.2 .040 11
6 .701 -9.5 .88 
1.2276 .788 -29.6 2.64 119.0 .043 116
 .694 -9.6 .88 
1.3000 .780 -29.7 2.59 117.3 .047 115
 .695 -9.8 .88 
1.4000 .754 -30.8 2.53 114.5 .053 114
 .695 -10.5 .90 
1.5000 .730 -31.8 2.46 111.8 .059 11
2 .700 -10.8 .92 
1.5754 .711 -32.0 2.41 110.1 .065 11
3 .692 -11. 0 .93 
1. 6000 .707 -32.6 2.39 109.2 .068 11
2 . 696 -11.1 .92 
z2 to s11 
I Plane 
Freq Center Scale Rotation
 z 
GHz Mag Ang Mag Ang 
Re C Im 
1.2000 .822 -38.5 .209 -165.1 
234.5 106.2 
1.2276 .813 -40.4 .221 -165.5
 229.1 102.3 
1.3000 .802 -41. 4 .233 -168.8 
228.1 104.4 
1.4000 .775 -44.2 .259 -175.0 
222.3 108.9 
1.5000 .745 -47.3 .286 178.6 
222.6 114.2 
1. 5754 ,728 -48.61 .301 178.4
 216.5 110.2 
1.6000 .721 -50.2 .315 174.9 
217.3 113.6 
z1 to s22 
I Plane 
Freq Center Scale Rotatio
n zc 
GHz Mag Ang Mag Ang 
Re Im 
1.2000 .753 -27.7 .295 131. 8 
78.4 164.3 
1.2276 .749 -28.0 .301 132.8 
75.7 155.2 
1.3000 .743 -28.7 .308 132.
0 77. 2 152.5 
1.4000 .733 -29.1 .311 133.3 
79.0 141. 5 
1.5000 .723 -29.0 .312 133.4 
80.2 131. 7 
1.5754 .715 -29.4 .317 136.4 
82.5 125.7 
1.6000 .713 -29.9 .325 134.4 
81.1 123.5 
16 
~ 
Load Plane Mapping for L2 Band
 
I I e I t 
I I I I I f I 
0 . 5 
1.0 1.5 
Mapping of load plane to S11' p
lane with 
2.0 nH source inductor. 
2c= (229.1 + j102.3) ohm 
Characteristic impedance of S11
' plane= 50 ohm 
Freq= 1.2276 GHz 
Figure 1. 9 
17 
e I 
2 . 
Load Plane Mapping for L1
 Band 
I I 
0 
I I , 
.5 
I I I ( ' t 
1.0 1.5 
Mapping of load plane to 
S11' plane with 
2.0 nH source inductor. 
2c:: (216.5 + j110.2) ohm 
Characteristic impedance 
of S11' plane= 50 ohm 
Freq= 1.5754 GHz 
Figure 1.10 
18 
I I 
2, 
The circuits in Figure 1.11 lead to the derivation of 
and 
u' = u + i z( 1 - A 
( 1 - CZ 
i 
i' = ( 1 - CZ) 
(1.11) 
( 1.12) 
The correlation between u and i can be obtained from the 
definition of i, 
( 1. 13) 
in represents the component of i that is uncorrelated 
with u and Y u corresponds to the component of i that corr 
is correlated with u. Equation (1.13) yields 
y = 
corr 
( 1. 14) 
To determine the correlation between the equivalent noise 
sources u• and i', 
i 1 u 1 * 
y I=---
Corr ~2 
must be determined. 
( 1.15) 
Expanding the numerator of equation (1.15) with equations 
(1.11) thru (1.14) 
i 1 u 1 * = 
~2ycorr + jil2[Z(l-A)]* 
1 + cz 11 + cz1 2 { 1.16) 
is obtained. 
Similarly, expanding the denominator of equation (1.15) 
yields 
19 
~2 = ~lul2{1+2Re[YcorrZ(1-A)]}+ ---lil21Z(1-A) ~2 (1 17) l+CZ t l+CZ I • • 
~
2 can be determined directly from the noise parameter 
Rn, where 
lul 2 = 4KT0 Rn!J.f 
lil 2 must be determined by 
( 1.18) 
!i!2 = 4KT '1f( IY 12R + Gn) (1.19) o corr n 
where equation (1.19) is obtained from equation (1.13) 
and the substitution of 
I in I 2 = 4KT0 G~f 
( 1. 20) 
Substitution of equations (1.16) thru (1.19) into (1.15) 
yields the following relationship 
where 
RnYcorrF* + HM* 
Ycorr' =~---:---~---~----~ 
Rn{IFl 2 + 2Re[MYcorrF*]} + HIM1 2 
F = l+CZ , M = Z(l-A) and 
H = 1Ycorr1
2Rn + Gn 
( 1. 21) 
(1.22) 
The equivalent noise resistance can be calculated usin
g 
R ' = R { 1+2Re [Y corrM] } + { I Y 1
2R +G } J M 12 ( 1. 23) 
n n F corr n n F f 
and 
G I = _H_ - I y I I 2R I 
n IFl2 corr n 
( 1. 24) 
Gn can be determined using 
Fmin -l > 
--~--
] 
4Rn 
(1.25) 
where 
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y 
1 
-
rapt 
opt = Yo 1 + r-i = G
sopt - jBcorr 
1 opt 
( 1. 26) 
Equation (1.26) and 
Fmin - 1 ) 
G --------
- G 
corr - 2Rn 
sept 
( 1. 27) 
can be used to determ
ine 
Ycorr = G + J'B corr corr 
( 1. 28) 
From equations (1.21), (
1.23) and (1.24) 1 the remai
ning 
three equivalent nois
e parameters can be c
alculated using 
Gn' 2 1/2 
G I = (-R I + G I 
) 
sopt n corr
 
F . I 
min = 1 + 
2Rn' ( Gcorr I + Gsopt 
y I = Gsopt opt 
I 
- jBcorr I 
and y - yopt I
 
~pt' 
0 
= y + Yopt 
I 
0 
I 
( 1. 29) 
( 1. 30) 
( 1. 31) 
( 1. 32) 
Thus from the given n
oise parameters of 
the FET, the 
noise parameters of t
he FET with source in
ductor feedback 
can be calculated. T
able 1.4 lists the cal
culated noise 
parameters for variou
s source inductors in 
the two bands, 
L2 and Ll. Figures 1.1
2 and 1.13 show plots 
of the noise 
circles with no sourc
e inductor and a sourc
e inductor of 
2. 0 nH. As can be
 seen, the noise cir
cles have not 
changed significantly.
 Fmin has actually imp
roved, but 
the available gain 
of the FET with sourc
e feedback has 
decreased. 
A simultaneous conjugate ma
tch can be obtained o
nly 
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Table 1. 4. Noise parameters of the ·twoport formed by 
the FET and the source inductor, L S, 
Noise Parameters for L2 Band 
Ls Fmin 
Rn ropt 
(nH) (dB) (ohms) 
Mag Ang 
o.o ,400 
33.0 .110 
40.0 
1,0 .396 
29,4 .749 
41. 7 
2.,0 .393 
26.0 .125 
43,5 
Noise parameters for Ll Band 
Ls Fmin 
Rn ropt 
(nH) (dB) (ohms) 
Mag Ang 
o.o .410 
34.5 ,800 
47,0 
1,0 ,404 
28,8 .772 
50,2 
2.0 ,398 
23,1 .738 
53.9 
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Noise Circle$ for L2 Band 
I I 
0 
I I I 
,5 
I f I I I I I 
1 f f 
1.0 1,5 
A. Noise circles with ou
t source inductor. 
13. Noise circles with 2
.0 nH source inductor • 
• 4, .6, .8 and 1.0 dB c
ircles shown. 
Freq=: 1.227 6 GHz 
Figure 1.12 
23 
2. 
Noise Circles for L1 Ba
nd 
I I ' I I 
' I e 
I I I I I 
0 .5 
1.0 1.5 
A. Noise circles without
 source inductor. 
B. Noise circles with 2.0
 nH source inductor . 
• 41, .G, .8 and 1.0 dB ci
rcles shown. 
Freq= 1.5754 GHz 
Figure 1.13 
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2, 
with an unconditiona
l 1 y stable two-port
. To determine how 
to stabilize the ou
tput of the FET for
 all passive load
 
impedances, the o
utput stability c
ircles are plotted. 
The stability circle
s are calculated wi
th the following 
equations.[5] The radi
us is given by 
r = S12S21 I 
1siil2 - 1Lq2 
{ 1. 33) 
with the center at 
C s ii - ~s J. J. * ) * 
C = --~----=:...::...--IS._ 12 _ 1~ 12 
ll 
{ 1. 34) 
The output circle
s are determined f
or ii=22 and jj=11, 
while the input cir
cles are determin
ed for ii=ll and
 
jj=22. The output st
ability circles sp
ecify the load 
impedances that ca
use 1s 11
1 1=1. The input st
ability 
circles indicate 
source impedances t
hat cause 1s22
1 1=1. 
Table 1.5 lists the 
stability circles f
or the FET with a 
2.0 nH source ind
uctance. Figures 
1.14 and 1.15 show 
plots of the output
 stability circles 
for the L2 and Ll 
bands. The stabili
ty circles reflected
 about the origin 
are also plotted. 
In this case, th
e s11
1 planes 
represent admittanc
e charts. 
The FET with a
 source· inductor 
can be made 
unconditionally sta
ble by placing a 
shunt conductance 
from the drain 
to ground. (Fig. 1.16
) The load 
admittances that ca
use the output to
 be unstable are 
shown in figures 
1.14 and 1.15, circ
les B. The load 
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Table 1,5, stability circles of the FET with a 
2.0 nH source inductor, 
Input stability Circles (IS 22 , 1=1} 
Freq 
GHZ 
1.2000 
1. 2276 
1,3000 
1,4000 
1,5000 
1,5754 
1,6000 
center 
Mag Ang 
1,302 38,47 
1,328 40,42 
1. 363 41. 39 
1,452 44,20 
1,574 47,31 
1,656 48,61 
1,716 50,23 
Radius 
,332 
,360 
,397 
.485 
,604 
.685 
.750 
output stability circles (IS 11 • 1=1} 
Freq 
GHZ 
1.2000 
1,2276 
1,3000 
1,4000 
1,5000 
1,5754 
1,6000 
center 
Mag Ang 
1 . 569 2 7 . 69 
1,593 28,04 
1,627 28,69 
1,663 29,15 
1. 697 29. 04 
1.742 29,37 
1,771 29,87 
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Radius 
.615 
.641 
. 675 
.705 
,731 
. 772 
,807 
Output Stability Cir
cles for L2 Band 
.5 1.0 
1,5 
A 
Load 
plane 
2. 
A. Output stability c
ircle on. load impedanc
e plane. 
a. Output stability ci
rcle on load admittanc
e plane. 
Freq= 1.2276 GHz 
Figure 1.14 
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0 
Output Stability Circles for Li Band 
B 
.6 1.0 1.5 
A 
Load 
plane 
2. 
A. Output stability circle on load impedance plane. 
B. Output stability circle on load admittance plane. 
Freq= 1.5754 GHz ~ 
Figure 1.15 
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admittance seen by the FET stage is now 
( 1. 35) 
Figure 1.16. Load impedance with shunt G. 
The admittance, Y2 , consists of a
ll the admittances on 
and within a constant conductance circle.
 This circle 
has a conductance G on the load admittanc
e plane.(Fig. 
1.17) 
Plane 
Figure 1.17. Possible load admittances with
 a shunt 
conductance G . 
. The largest conductance on the output stab
ility circle is 
found using 
1 - rm1n 
Gmax = Re[ Y0 l + rra1n 
] ( l. 36) 
where 
I f°;1nl = lcl - r 
( l. 37) 
and 
/f°;in = LE._ 
( l. 38) 
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Equations ( 1. 36) thru ( 1. 38) yield 
G 
max = .52 ms {1920 ohms) for Band L2 and 
G 
max = 
.33 ms {3030 ohms) for Band LL 
The chosen value of G can not be arbitrarily large or the 
gain of the stage will suffer. To satisfy the stability 
criterion and to avoid excessive loss of gain a value 
1 ms (R= lkohrn) was used for G. 
of 
Table 1.6 lists the load plane mapping parameters 
for the FET with a 2.0 nH source inductor and 1 kohm 
shunt resistor. Figures 1.18 and 1.19 are plots of the 
conjugate load plane mappings to the s11 • plane. These 
figures also display the equivalent noise circles of the 
FET with a 2.0 nH source inductor. Clearly, there are 
many source impedances that will provide both a good 
power and noise match. The discrete FET has now been 
transformed into a gain stage that can be simultaneously 
matched and offers a low noise figure.(Fig. 1.20) 
-
0 
Figure 1.20. Gain stage. S parameters calculated 
in Table 1.6. 
The source and load reflection coefficients for a 
simultaneous conjugate match are calculated using the 
30 
Table 1.6. S parameters 
and input/output impeda
nce plane 
mappings of the FET wit
h a 2.0 nH source 
inductor and a 1 kohm s
hunt resistor. 
s parameters of FET wi
th L = 2.0 nH and R = 1
 kohm 
s 
Freq S11 8 21 
5 12 S22 
Stab 
GHz Mag Ang Mag
 Ang Mag Ang Mag 
Ang K 
1.2000 .800 -28.0 2.55
 120.4 . 038 116 .632 
-9.7 1.12 
1,2276 .788 -29.4 2.53 
119 .1 . 042 116 .626 -9
.8 1.11 
1.3000 .781 -29.5 2.4
9 117.5 . 045 115 .627 
-10.0 1.11 
1.4000 .755 -30.5 2.42
 114.6 .051 114 .627 -
10.7 1.12 
1.5000 . 731 -31. 5 2.36
 112.0 . 057 112 . 632 -
11. 0 1.14 
1.5754 . 712 -31. 7 2.31 
110. 2 .062 113 .624 -1
1.3 1.14 
1.6000 .708 -32.3 2.29
 109.4 . 065 112 .628 -1
1.4 1.12 
z2 to s11 
I Plane 
Freq Center 
Scale Rotation z
 
GHz Mag Ang Mag
 Ang Re 
C Im 
1.2000 .813 -35.3 
.163 -155.3 195.9
 69.2 
1. 2276 .803 -37.1 
.173 -155.9 192.0
 67.3 
1.3000 .793 -37.8 
.183 -159.1 191.6
 68.7 
1.4000 .766 -40.1 
.203 -164.8 188.3
 72.3 
1.5000 .737 -42.5 
.223 -170.7 189.2
 75.8 
1.5754 .719 -43.6 
.237 -171.2 184.6
 73.9 
1.6000 .712 -44.8 
.247 -174.4 185.6
 76.0 
z1 to s22 
I Plane 
Freq Center 
Scale Rotation 
z 
GHz Mag Ang 
Mag Ang - Re 
C Im 
1.2000 .682 -28.2 
.272 132.2 79.2
 165.1 
1.2276 .678 -28.6 
.278 133.2 76.5
 156.0 
1.3000 .673 -29.3 
.284 · 132. 3 78.0
 153.3 
1.4000 .664 -29.8 
.287 133.7 79.8
 142.4 
1.5000 .655 -29.7 
.288 133.8 81.0
 132.6 
1. 5754 .647 -30.0 
.293 136.8 83.4 
126.6 
1.6000 .645 -30.5 
.300 134.7 82.0
 124.4 
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? 
Image Plane and Noise Circles for L2 
I e I , I , I , I e I e I , I , I s I r f c I , I e I e I , I , I , I e I , I , I 
0 .5 1.0 1.5 2. 
A •• 4, .S, .8 and 1.0 noise circles with Ls=2.0nH. 
B. · Mapping of load plane to S11' plane with 
Ls=2.0nH and shunt R=1.0kohm. 
C. Conjugate of load plane. 
¢ Conjugate input match, rms. 
S11' plane normalized to 50 ohms. 
Freq= 1.2276 GHz 
Figure 1.18 
32 
Image Plane and Noise Circles for L1 
Le I e I e I e I I I e I e J e I e I e I e I e I e I e I e I e I e I e I e 
I 
eJ 0 .5 1.0 1,5 2. 
(I • • 41, .6, ,8 and 1.0 noise circles with Ls:=2.0nH. 
a. Mapping of load plane to S11' plane with 
Ls=2.0nH and shunt R=L0kohm. 
C. Conjugate of load plane. 
¢ Conjugate input match, rms. 
S11' plane normalized to 50 ohms. 
Freq= 1.5754 GHz 
Figure 1.19 
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following equations. [ 6] 
Bl - ~ B 2 4IC112' 
~s 
1 
= 2C1 
(1. 39) 
r;l 
B2 - ~ B2 2 - 4IC212' 
= 2C 2 
( 1. 40) 
where 
Bl = 1 + 18 11 I 2 - IS22l2 -
,~,2 
B2 = 1 + 18 221 
2 15 111 
2 161 2 ( 1. 41) 
The maximum available gain, MAG, 
is defined as the 
transducer gain for a simultaneous c
onjugate match and is 
calculated usingC 7 l 
~ K2 - 1' ) ( 1. 42) 
The stability factor, K, is determin
ed by 
1 - IS11l2 - IS22l2 + ,~,2 
2 1s12S21I K = 
( 1. 43) 
where !!:. is defined by equation (1.10). U
sing equations 
(1.39) thru (1.43) and the S parameters in T
able 1.6, the 
source and load reflection coefficie
nts were calculated 
in· bands L2 and Ll.(Table 1.7) Figures 
1.18 and 1.19 
show plots of r;s in the two bands. 
1.2 Matching Network Design 
In section 1.1, a gain stage was dev
eloped that had 
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Table 1. 7. Gain Stage Simultaneous Conjugate Matches. 
Freq f;s rm1 MAG 
GHz 'Mag Ang Mag Ang (dB) 
1.2276 .901 37.12 .821 28.59 15.8 
1. 5754 .836 43.56 .783 30.03 13.4 
simultaneous conjugate matches. With these matches, the 
input and output VSWR specifications can be met while 
obtaining a low noise figure. The gain stage has 
sufficient gain to meet the overall amplifier gain 
requirements of 25 dB. Matching networks were then 
developed enabling the amplifier to function in a 50 ohm 
system. 
A procedure described in Cuthbert[9] facilitates the 
design of broadband matching networks between complex 
source and load impedances. These networks consist of 
parallel and series LC resonant branches. There is a 
limit to the maximum and minimum reflection coefficients 
obtained in the bandpass. These limits depend on the 
load and source impedances to be matched and the 
bandwidth over which the match is to be obtained. Even 
with an infinitely complex matching network over a finite 
bandwidth, the minimum reflection coefficient will not go 
to zero. In practice, a triply resonant matching 
network, n=3, will provide a sufficient match. A 
significant decrease in reflection coefficient is not 
obtained by using a higher order network. 
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Load classification repres
ents the form of the 
source and load impedances w
hich are to be matched. Onc
e 
these impedances are know
n, a straight f9rward desig
n 
procedure is followed. At
 any point along the match
ing 
network, the impedance lo
oking toward the load is th
e 
conjugate of the impedance looking 
toward the source. 
The input matching network
, therefore, must match the 
50 
ohm source impedance to ~s
 * of the gain stage. (Fig. 
1. 21) 
50n. 
Input 
Matching 
Network 
Figure 1.21. The input matc
hing network matches 
the 50 ohm source to f: *. ms 
A simple impedance must 
be chosen that has the
 
approximate impedance of 
ri * over the band to b
e 
1ms 
matched. The noise 
figure represents anothe
r 
consideration in the choice 
of the load for the firs
t 
stage 
matching 
The conjugate of the load impedan
ce of the 
network 'becomes the sou
rce reflection 
coefficient for the firs
t stage; thus, determining t
he 
noise figure. Figure 1.22 is 
a plot of ~s* for the two 
bands, L2 and Ll. 1°;5 * has a frequency 
response that 
resembles 
capacitance. 
a constant resistance 
with a series 
For noise purposes, the 
resistance was 
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First Stage Load Classification 
I e t e I e I s I t I , t s I e e 1 t I 
0 ,5 1.0 
¢ rms* for L2. 
o rms* for LL 
+ 2* for L2. 
• 2* for L1. 
+ 2 for L2. 
x 2 for L1. 
A. 1.0 dB noise circle f oz: L2. 
B. 1.0 dB noise circle for LL 
Figure 1. 22 
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I I I 1.s 2. I I I I I 
I J 
~92SpF 
zi,r J 40.0!\. 
chosen to be larger than the 
resistance of the circle 
that approximates the real pa
rt of Zms*. 
is shown in figure 1.22 where 
Z* = 40.0 - jW(,926pF) 
The load used 
( 1. 44) 
Figure 1,22 also shows the fre
quency response of Z* and 
also the response of Z with 
the noise circles for bands 
L2 and Ll. Z* is a good app
roximation with frequency 
of ~s* while Z maintains a n
oise figure less than 1 dB. 
A third order matching networ
k was designed for the 
band covering L2-100 MHz to Ll
+lOO MHz, i.e. f 1=1.1276 
GHz to f 2=1.6754 G
Hz. 
equals 
The geometric mean frequency
 
f 0 = ~ f 1f; = 1.3745 GHz 
The fractional bandwidth equal
s 
w = 
f2 - f1 
f = .3986 
0 
( 1. 45) 
( 1. 46) 
The decrement parameter, d, an
d the order of the network, 
n, describe the matching ne
twork. 
defined as follows, 
d - 1 
- wQL 
where the quality factor of th
e load is 
X QL =,r- for a series load 
or 
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The decrement is 
{1.47) 
( 1. 48) 
QL = ~ for a parallel load. 
( 1. 49) 
X represents the re
actance of the load
 at f 0 • Figu
re 
1.23 shows the norm
alized prototype low
 pass filter for 
the design. The o
ptimum matching ne
twork is obtained 
from the following p
arameters, 
and 
where 
a= sinh-
1[d(1.7d-· 6+1)sin(th)] 
th= Pi 2n 
( 1. 50) 
( 1. 51) 
( 1. 52) 
The first element in
 figure 1.23 is cal
culated using 
_ 
sin(th! 
gl - 2 sinha - s1nh
b 
( 1. 53) 
A recursive formula 
is used to calculate
 the second thru 
nth elements as foll
ows, 
. 
4sin[(2r-1)th]sin((2r+l)
th]/gr 
gr+l= 
(1.54) 
sinh2a+sinh
2b+sin2 (2rth)-2sinha"sinh
b"cos(2rth) 
for r = 1 to n-1. 
The remaining eleme
nt, gn+l' is 
calculated with 
2 sin(th) 
gn+l = gn sinha + s
inhb 
Using equations (1.45)
 thru (1.55), the 
low 
( 1. 55) 
pass 
prototype elements
 were calculated 
in Table 1.8. The 
elements calculate
d for the low p
ass prototype are
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g:3 g1 go g4CEJ 
Figure 1.23. Low pass prototype of input matching 
network. 
Table 1.8. Low pass prototype element values of 
input matching network.(Fig. 23) 
Element Normalized 
go 
gl 
g2 
g3 
94 
RO = 40.00 ohms 
R.4 = 52.29 ohms 
1.000 
1. 246 
.8728 
.8396 
.7650 
L:3 C3 
Ll = 
L2 = 
L3 = 
De-normalized to 40 ohms 
L1 
14.48 nH 
2.11 nH 
9.76 nH 
40.00 
49.84 
.02182 
33.58 
52.29 
C1 
ohms 
ohms 
s 
ohms 
ohms 
Cl= .926 pF 
C2 = 6.34 pF 
C3 = 1.37 pF 
Figure 1.24. Frequency and impedance scaled 
input matching network. 
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normalized to 1 o
hm and 1 Hz. Im
pedance scaling in
volves 
the changing 
of resistance 
and reactance v
alues 
throughout the ne
twork. The load
 classification f
or the 
first stage posse
ssed a real part 
of 40.0 ohms. A
 40 ohm 
impedance sealin
g, therefore, i
s used. A low
pass to 
bandpass transfor
mation must be a
pplied to the 
lowpass 
prototype. Each
 series branch el
ement is convert
ed to a 
series LC resona
tor and each shun
t branch is conv
erted to 
a parallel LC 
resonator. Th
ese resonant 
resonate at the g
eometric mean fre
quency, f 0 , 
branch elements c
an be found using
 
and 
Lj =-w-Wo9j 
branches 
The shunt 
{ 1. 56) 
{ 1. 57) 
The series branch
 elements can be 
calculated using 
( 1.58) 
and ( 1. 59) 
Applying equation
s (1.56) thru {1.59) 
to the impedanc
e 
scaled element v
alues in Table 1.
8, the frequency 
scaled 
bandpass network 
is obtained. F
igure 1.24 show
s the 
resulting netwo
rk and the elem
ents values calcu
lated. 
The source resist
ance of 52. 29 
ohms is approxi
mately 
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equal to 50 ohms. If R4 were significantly 
different 
from 50 ohms, a Norton transformation could b
e used to 
insert an ideal transformer and; thus, sca
le R4 to 50 
ohms.[lO] This procedure was applied to the inter 
and 
output stages. 
The interstage matching network design is
 very 
similar to the design of the input matching ne
twork. The 
interstage requires a match to be formed b
etween two 
complex impedances, f; 1* of the first stage and f;;is* of 
the second stage. Zs and z1 were used to a
pproximate 
f';1 * and f;i8 *, respectively. Fi
gure 1.25 shows the 
element values used for Zs and z1 . This figur
e also 
shows the frequency response of Zs and z1 c
ompared to 
~1* and rms*• respectively. 
When matching between the two series RC impe
dances, 
two decrements, d 3
1 for the source and d 1 for the load,
 
are obtained. For the interstage, the decrem
ents are 
= .5901 (1.60) 
and 
d3 1 = 1.279 (1.61) 
The optimum matching network is obtained whe
n only one 
decrement is used. The network was designed 
first using 
only the smaller decrement, d 1 , If the resul
ting source 
decrement, is larger than the desired sou
rce 
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Interstage Load classification 
I • I I ' • I & I I I I I 
0 .5 
~ rml* for L2. 
o rmll for L1. 
+ 21 for L2. 
• 21 for LL 
c rms* for L2. 
• 2s for L2. 
• rmsi and l2 for 
I I I , I , 1 , f , I t 
. 1.0 
_L 
.73SpF 
79.84fill 
L1. 
'.as 
Figure 1. 25 
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I I t , C I 
1.5 
°l .855pF 
r 131,85n 
iU 
I I 
2, 
decrement, d3
•, g 3 can
 be increased
 so 
= 
Figure 1.26 
shows the low
pass prototyp
e circuit and
 the 
calculated el
ement values
. The source
 decrement o
btained 
from the opti
mum network 
was larger 
than the de
sired 
decrement; 
d3 = 1.377 
> d3' = 1.27
9 
The new valu
e for g3 is 
calculated us
ing 
1 
g3 = d 
= 1.200 
3 '94 
( 1. 62) 
( 1. 63) 
The network
 containing
 the :new 9 3 
was then imp
edance 
scaled by 
31.85 ohms 
and convert
ed to a 
network.(Fi9. 1
.27) 
bandpass 
The insertio
n of an i
deal transfo
rmer made 
it 
possible for 
the resulting
 source im
pedance in 
figure 
1.27 to be 
impedance sc
aled to the
 desired so
urce 
impedance.(Fig. 
1.25) This req
uires an idea
l transformer
 
with a turns
 ratio of n
2 = 79.84/48.8
6 = 1.634 
1.9 lists th
e available N
orton transfo
rmations. 
Table 
Through 
the use of a 
type A-L tran
sformation o
f Ll and L2 t
o a T 
of inductor
s, the networ
k in f i9ure 
l.. 28 resulted
. The 
insertion of
 an ideal t
ransformer 
between C2 
and L2 
requires th
e impedance s
caling by n
2 of all the el
ements 
fr.om the tran
sformer to t
he source. 
the final int
erstage matc
hing network
. 
Figure 1.28 
shows 
The output m
atching netwo
rk requires t
he matching 
of 
44 
g:3 g1 go 
g4CfCJ. 
go = 1.000 91 
= 1,695 
92 = .7948 
93 = 1,114 
94 = ,6519 
d3 = 1,377 
prototype of interstage. 
Figure 1. 26. 
C:3 
R4 
'RO = 31, 85 ohms 
R4 = 48,86 ohms 
Low pass 
L:3 
C2 
Ll = 
L2 = 
L3 = 
L1 
15,68 nH 
1,85 nH 
11.10 nH 
Cl= 
C2 = 
C3 = 
,855 pF 
7,25 pF 
1,21 pF 
Figure 1.27. Frequency and impedance scaled 
interstage matching network 
without the Norton transformation, 
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Table 1,9. Norton Transformations 
Type A-L: 
Xs 1:n [ 
T 
Xa xs-Xp (n-1) 
Xb nXp 
Xe nXp(n-1) 
Type B-L: 
Xs 1: n [ 
T 
Xa Xp(l-n) 
Xb nXp 
Xe n2Xs-nXp(n-1) 
1<n<(l+X8 ) Xp 
Pi 
nXs 
(n-1) 
nXs 
n2XsXp 
xs-(n-l)Xp 
Xa 
(l+Xs)-l<n<l 
Xp 
Pi 
nXsXp 
nXs-(1-n)Xp 
nXs 
2 n.Xs 
(1-n) 
Xj = Lj or 1/Cj where j = s, p, a, b, or c 
Impedance scale Rand L by n2 and C by 1/n
2
. 
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Pi 
Xb 
Xe 
T 
C3 
R4 
RO= 31.85 ohms 
R4 = 79.84 ohms 
L3 
Ll = 
L2 = 
L3 = 
L4 = 
L4 
15.17 nH 
2.36 nH 
18.14 nH 
.658 nH 
L1 
Cl = . 855 pF 
C2 = 4.44 pF 
ca = .739 pF 
Figure 1.28. Frequency and impedance
 scaled 
interstage matching network 
with the Norton transformation. 
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~l* to 50 ohms. rm1* is again approximated by Z1 in 
figure 1. 25. Following the same procedure as used for 
the input matching network, the output matching network 
was designed. Figure 1.29 shows the resulting network 
and the calculated element values. A Norton 
transformation was then applied to capacitors Cl and C2, 
scaling the load resistance to 50 ohms. In this case, Cl 
and C2 were replaced by a Pi of capacitors.(Fig. 1.30) 
1.3 Analysis and Optimization 
The initial design of the complete amplifier is 
shown in figure 1.31. SUPER-COMPACT[ll] analyzed the 
amplifier with the results listed in Table 1.10. The 
input and output VSWRs are specified to be 1.5:1 or 
better. This corresponds to a reflection coefficient of 
,2 or a return loss of 14 dB. The input match was not 
within specifications. An input reflection coefficient 
from .39 to .19 was obtained. The output match was good 
with all reflection coefficients below .17. The 
calculated noise figure of the amplifier ranged from .61 
to ·.84 dB, falling well below the specification of 1 dB. 
The 50 ohm transducer gain, 1s 21 1
2
, was greater then ·25 
dB across the band, but sloped from 31.7 dB at 1.2 GHz 
down to 2 6 . 2 dB at 1. 6 GHz . 
db/octave was calculated using 
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A gain slope of 13.25 
L3 
ca 
L2 C2 R0 
R4 
RO= 88.08 ohms 
R4 = 79.84 ohms 
Ll = 
L2 = 
L3 = 
13.64 nH 
4 .12 nH 
18 .14 nH 
Cl= .983 pF 
C2 = 3.26 pF 
C3 = .739 pF 
RO = 
R4 = 
Figure 1.29. Frequency and 
impedance scaled 
output stage matching netwo
rk 
without the Norton transfor
mation. 
ca 
R4 
50.00 ohms 
79.84 ohms 
Figure 1.30. 
R0 
Ll = 7.75 nH Cl = 1
.30 pF 
L2 = 4.12 nH C2 = 
2.93 pF 
L3 = 18 .14 nH C3 = .
739 pF 
C4 = .427 pF 
Complete output stage with 
the 
Norton transformation. 
49 
C1 
o----1 
Rl = lk Ll = 
01 R2 lk L2 
0 = 
= 
L3 = 
L4 = 
L5 = 
L6 = 
Values 
Figure 1.31. 
·~ 
9.285 L7 
2.068 L8 
14.479 L9 
2.000 r.10 
18.141 Lll 
.658 L12 
are in ohms, 
= 
= 
= 
= 
= 
= 
nH 
2.364 
15.167 
2.000 
18.143 
4.115 
7.745 
R2 
L11 
and pF. 
Cl 
C2 
C3 
C4 
C5 
C6 
Initial Amplifier Circuit
. 
C4 CS 
= 1.437 
= 6.340 
= 4.437 
= 2.927 
= 1.304 
= .427 
Table 1.10. SUPER-COMPACT analys
is of the complete 
amplifier without the gain comp
ensation 
network. 
Freq 
GHz 
1.2000 
1.3000 
1.4000 
1.5000 
1.6000 
s 
Mag 11Ang 
.236 1 
.392 -77 
.385 -171 
.342 95 
.185 18 
Initial Analysis 
5 21 Mag Ang 
38.5 -151 
31.4 112 
26.5 30 
22.6 -47 
20.3 -127 
5 12 Mag Ang 
.009 -160 
. 010 113 
.012 29 
.013 -46 
.016 -122 
Gain and Noise Figure 
Freq 
GHz 
1.2000 
1.3000 
1.4000 
1.5000 
1.6000 
Freq 
GHz 
1.2000 
1.3000 
1.4000 
1.5000 
1. 6000 . 
Gain 
dB 
31.70 
29.95 
28.48 
27.08 
26.17 
NF 
dB 
.61 
.60 
.67 
.78 
,84 
Optimized Analysis 
5 11 Mag Ang 
.074 164 
. 071 27 
.068 -34 
.030 -172 
. 083 105 
5 21 Mag Ang 
28.6 -136 
23.4 157 
20.6 99 
19.2 43 
18.6 -15 
5 12 Mag Ang 
.004 -175 
.005 123 
.005 69 
. 007 15 
.009 -37 
Gain and Noise Figure 
Freq 
GHz 
1.2000 
1.3000 
1.4000 
1.5000 
1.6000 
Gain 
dB 
29.12 
27.39 
26.27 
25.67 
25.38 
NF 
dB 
.54 
.54 
.60 
.68 
.71 
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5 22 Mag Ang 
.077 -172 
. 155 115 
.166 69 
.152 27 
.082 10 
5 22 Mag Ang 
.283 -168 
.171 110 
.110 43 
.078 -48 
.142 -137 
Gain slop. e = log(2) G(f
2 ) - G~fi) dB/octave. (1.64) log( f2/ 1) 
A 12 dB/octave gain slope 
was expected since each FE
T had 
a 6 dB/octave roll-off. 
This 5.5 dB gain slope pro
mpted 
the insertion of a resist
or in series with L11
. The 
anticipated effect of t
his resistance was to diss
ipate 
more power at the low 
end where L11 has a s
maller 
reactance. 
The weighting function 
used in the optimization
 
involved the input and o
utput reflection coeffi
cients, 
the transducer gain and th
e noise figure. The refl
ection 
coefficients carried a w
eight of 10 and the noise 
figure 
was weighted by 5. Trans
ducer gain was specified t
o be 
greater then 22 dB. 
The elements that were op
timized 
included the two source i
nductors and the inters
tage. 
Table 1.10 shows the 
results of the optimizat
ion and 
figure 1.32 contains the 
optimized circuit.· The 
input 
VSWR was improved; rem
aining below .1 across the
 band. 
The noise figure also fel
l about a tenth of a dB fr
om the 
initial circuit . The o
utput reflection was good 
except 
at the 1.2 GHz end where 
a .28 reflection was deter
mined. 
A gain slope still existe
d, but was reduced to 3.74
 dB or 
9. O dB/octave. 
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C4 CS 
Rl = lk Ll = 
9.285 L7 = 7.082
 Cl = 1.437 
C1I 
R2 = lk L2 = 
2.068 LS = 10.13
0 C2 = 6.340 
u) R5 = 5.36 L3 = 
14.479 L9 = 1. 5
96 C3 = 1.127 
L4 = 1.161 Ll
O = 18.143 C
4 = 2.927 
L5 = 1.531 LU = 
4.115 C5 = 1.30
4 
L6 = 1.665 L12 = 
7.745 C6 = .42
7 
Values are in ohms, n
H and pF. 
Figure 1. 32 •. Optimi
zed Initial Amplif
ier Circuit. 
.. 
1.4 Gain Slope Compensation Network 
To correct for the intolerable gain slope, a 
constant resistance lattice was cascaded onto the output 
of the amplifier.[12] A constant resistance lattice 
offers a constant input and output impedance with a 
controllable transmission coefficient. A 50 ohm lattice 
presents the output of the amplifier with a 50 ohm load 
while the power delivered to the amplifier load is 
controllable. The constant resistance lattice can be 
converted to a single ended bridged-T network.(Fig. 1.33) 
The bridged-T network is equivalent to a constant 
resistance network of 1 ohm if 
( 1.65) 
The transmission coefficient of the bridged~T network is 
( 1. 66) 
If Za(s) is chosen to be a series LC, the· transmission 
coefficient in equation (1.66) resembles the impedance 
looking into a parallel RLC. 
rewritten as 
T ( s) = ~--s ...... /_L __ _ 
s 2 + s/L + 1/LC 
.where the magnitude is 
Equation (1.66) can be 
( 1. 67) 
IT(W)I = W/L 
~ (1/LC -tJJ.2)2 + (W/L)2' ( 1. 68) 
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2a<s> 
lb(s) 
Figure 1.33. Generalized Bridged-T Netw
ork 
Ll Cl 
Figure 1.35. Bridged~T with LC Branches
 
.Table 1.11. Bridged-T Element 
Values 
Element Normalized De-norm
alized 
R 1 50.0
 ohms 
Ll .115 5.75
 nH 
Cl .058 1.16 
pF ? 
L2 .058 2.9
0 nH 
C2 .115 2.30
 pF 
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With the proper c
hoice of Land C, 
jT(w) I was adjusted to 
provide more loss 
at the low freque
ncy end.(Fig .. 1.34) 
I 
( I 
--+--....---1--{-----· fJJ 
L2 LI YvLc' 
Figure 1 . 34. IT (u.l) I vs
. Frequency 
The data in Ta
ble 1.10 indicate 
that a 4.67 dB los
s in 
band L2 and a 1.45
 dB loss in band 
L1 is necessary
 to 
obtain a flat 24 d
B gain. These lo
sses correspond to
 ITI 
= .584 and .846 r
espectively. La
nd C were numeric
ally 
optimized in equa
tion (1.68) to obta
in the necessary
 
losses. Figure 1
.35 shows the resu
lting circuit with
 the 
elements normali
zed to 1 ohm and 
1 Hz.(Table 1.11) The
 
network was then
 impedance scale
d to 50 ohms 
and 
frequency scaled t
o 1 GHz.(Fig. 1.35 an
d Table 1.11) 
1.5 Re-optimizati
on of the Gain Co
mpensated Amplifie
r 
The complete am
plifier, with the 
gain compensation
 
network added, is 
shown in figure 1.
36. Table 1.12 li
sts 
the initial SUPER
-COMPACT analysis
 of 'this circu
it. 
Input/output ma
tches and noise 
are all within 
the 
specifications ov
er the band from 1
.2 to 1.6 GHz. 
The 
gain varies from
 24.32 to 23.47 dB
. This is lower
 than 
specified. The e
lements in the o
utput stage and 
the 
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L13 ca 
C1 Q1 
LS LS LB 
o-j L7 
LS 
Initial Element Values 
Rl = lk Ll = 9.285 L8
 = 10 .130 Cl = 1.43
7 
R2 = lk L2 = 2.068 L9 
= 1. 596 C2 = 6.340 
R3 = 50 L3 = 14.479 L1
0 = 18.143 C3 = 1.127 
R4 = 50 L4 = 1.161 L11
 = 4.115 C4 = 2.927 
R5 = 5.36 L5 = 1. 531 L12 = 
7.745 C5 = 1.304 
01 
L6 = 1.665 L13 = 5.7
50 C6 = .427 
....;i 
L7 = 7.082 L14 = 2.9
00 C7 = 2.300 
CB = 1.160 
Optimized Element Values 
Rl = lk Ll = 9.285 
LB = 10.130 Cl = 1.437 
R2 = lk L2 = 2.068 
L9 = 1.596 C? = 6.340 
R3 = 50 L3 = 14.479 L10 = 
13.356 cfa = 1.127 
R4 = 50 L4 = 1.161 Lll
 = 4.040 C4 = 2.927 
RS = 4.76 L5 = 1. 531 
L12 = 9.675 C5 = 1.304 
L6 = 1.665 L13 = 5.42
1 C6 = .427 
L7 = 7.082 L14 = 3.72
3 C7 = 2.517 
ca = 1.202 
Values are in ohms, nH and pF. 
Figure 1. 36 . Amplifier with gain
 compensation network. 
. ·• 
Table 1.12 SUPER-COMPACT analysis of the complete 
amplifier with the gain compensation 
network. 
Freq 
GHz 
1.2000 
1.3000 
1.4000 
1.5000 
1.6000 
$11 
Mag Ang 
.074 164 
. 071 27 
.068 -34 
.030 -172 
.083 105 
Initial Analysis 
5 21 Mag Ang 
16.4 -81 
15.2 -154 
14.9 142 
15. 4 80 
16. 2 14 
Gain and Noise Figure 
Freq 
GHz 
1.2000 
1.3000 
1.4000 
1.5000 
1.6000 
Gain 
dB 
24. 32 
23.63 
23.47 
23.74 
24.19 
NF 
dB 
.54 
.54 
.60 
.68 
.71 
5 12 Mag Ang 
.002 -120 
.003 173 
.004 112 
.005 52 
.008 -8 
Optimized Analysis 
Freq 
GHz 
1.2000 
1.3000 
1.4000 
1.5000 
1.6000 
$11 
Mag Ang 
.096 -180 
. 059 34 
. 039 -25 
.037 89 
.063 49 
5 21 Mag Ang 
18.7 -88 
17.4 -159 
17.4 136 
17.6 72 
17. 6 6 
Gain and Noise Figure 
Freq 
GHz 
1.2000 
1.3000 
1.4000 
1.5000 
1.6000 
Gain 
dB 
25.43 
24. 82 
24. 82 
24.93 
24.93 
NF 
dB 
.54 
.54 
.60 
.68 
.71 
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5 12 Mag Ang 
.003 -127 
. 003 167 
.005 107 
.006 45 
.008 -16 
5 22 Mag Ang 
.094 -82 
.072 -150 
.058 130 
. 050 25 
.108 -79 
5 22 Mag Ang 
• 080 -112 
.068 155 
.097 79 
.085 13 
.066 -125 
reactive elements in
 the bridged-T were th
en optimized 
for a gain of 25 dB. 
Table 1.12 lists the f
inal circuit 
values. The resul
ting amplifier's ga
in increased 
approximately 1 dB ove
r the band. 
Figure 1.37 shows the 
final amplifier circui
t. The 
FETs were biased in a 
self-bias arrangement. 
The gates 
were held at a DC groun
d level while the sour
ce contained 
a series bias resistor.
 The bias resistor w
as bypassed 
by a shunt capacitor. 
Shorted microstrip line
s were used 
for the source inducto
rs. The microstrip co
nfiguration 
causes less coupling o
f the source inductanc
e with the 
other wound inductors. 
Both bias points for th
e two FETs 
were introduced at low 
impedance points. Ind
uctor L7 was 
split into two indu
ctors shorted by a larg
e capacitor. 
The half toward the sec
ond stage maintains th
e gate of Q2 
at ground. The other 
half was AC shorted to
 ground by a 
large bypass capacito
r. The bias current 
for the first 
stage was carried by L7A
, L6 and LS. Bias for 
the second 
stage was introduced a
t the ground side o
f Lll. The 
1 kohm shunt resistors
 were reduced to 700 o
hms for added 
stability. One last 
optimization was perfor
med on the 
entire circuit. Figu
re 1.37 shows the fi
nal element 
values obtained. 
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--
-
-
-
-
CA CB 
CA CB 
CBT l+SV 
en 
-
0 Rl = 700 Ll = 
8.6 LS = 10.
8 Cl = 1. 5 
R2 = 700 L2
 = 2.2 L
9 = 1.5 C2
 = 6.2 
R3 = 50 L3 = 
14.5 L10 = 15
.8 C3 = 1.1 
R4 = 50 L4 = 
1.1 Lll = 4
.8 C4 = 2.7 
RB1 = * LS 
= 1. 5 L12 = 
11. 6 C5 = 1.5
 
RB2 = * L6 = 
2.4 L13 = 3.
6 C6 = .5 
L7A = 13.0 L14
 = 3.4 C7 = 
2.7 
L7B = 13.0 
ca = 1. 2 
CA= 100 pF 
CB= .01 µF 
* Bias resistance d
etermined for individ
ual FETs. 
Values in ohms, nH an
d pF. 
Figure 1. 37. Final am
plifier with bias ci
rcuitry 
and microstrip sou
rce inductors. 
. ., 
Chapter 2 Fabrication 
The amplifier was implemented using 
lumped elements. 
Wound coils were used for all the i
nductors except for 
the source inductors. The source i
nductors were shorted 
stub mirostrips. Data were measured
 on two sets of coils 
with various turns to determine th
e inductance. Chip 
capacitors and chip resistors w
ere also used in the 
construction. The circuit was bui
lt on Duroid™ substrate 
with a dielectric constant of 2.33
 and 1/32 11 thickness. 
The low dielectric constant helpe
d reduce the stray 
capacitances. The circuit board was
 soldered to a brass 
block which provided support for two
 SMA™ connectors. 
2. 1 Circui.t Board Layout 
The overall dimensions of the ampl
ifier, including 
the case, were not to exceed .85
0" (2.16cm) by 1.200 11 
(3.05cm). This constrained the circuit boa
rd dimensions 
to approximately .750
11 (1.91cm) by 1.100 11 (2.79cm). The 
small board area and the large n
umber of components 
caused the board to be very cr
owded. With wound 
inductors physically close to each o
ther, the board was 
laid out with inductors orthog
onal to neighboring 
inductors. The attempt to physica
lly separate the three 
matching networks was of specia
l importance since the 
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amplifier would be very unsta
ble if there was feedback 
across a FET. Feed-through
s were liberally implemented 
by drilled vias through the s
ubstrate to ground. This 
implementation was necessar
y to avoid long signal paths 
to the ground plane which wou
ld add series inductance. 
The chip capacitors were AT
C 100 series ceramic 
capacitors manufactured by 
American Technical Ceramics. 
Figure 2.1 shows the cap
acitor dimensions and the 
mounting pad dimensions f
or capacitors. The chip 
resistors were manufactured 
by Mini-Systems,Inc., and 
were style WA4. This style 
has wrap-around terminations 
on the ends of the resistors 
for easy soldering to the 
circuit board. Figure 2.2 s
hows the resistor dimensions 
and the mounting pad dimen
sions for resistors. The 
inductors were coils of 32 
AWG copper wire with shel~ac 
insulation wound on a #67 or #
60 drill bit. The wire has 
a diameter of approximately 1
1 mils (.28mm). The #67 and 
#60 drill bits have diameters
 of 32 mils (.81mm) and 40 
mils (1.02mm), respectively. Induct
ance values of 1 to 5 
turn coils are given in Sec
tion 2.3. 
the· dimensions of the cir
cuit board 
Figure 2.3 shows 
pads for all 
inductors. Plated thru vias
 were used to make con-
nections to the ground plane. 
Figure 2,4 shows the board 
dimensions needed for a feed-
through. The leads on the 
FETs were trimmed to approxim
ately 35 mils(.9mm). Figure 
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30 
H 
ID D T·rn 55 
..L ~ 
~1004 ~55~ 
Figure 2.1. Capacitor pad and capacitor dimensions. 
30 
H 
ro o 
l-t-1004 
Figure 2.2. Resistor pad and resistor dimensions. 
30 
H 
iD D 
f,(---100~ 
Figure 2.3. Inductor mounting pad dimensions. 
All dimensions in mils. (.025 mm) 
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Figure 2.4. Feed-through to ground plane dimensions. 
D (1180~~ To D 50 20I =1 ao 
..i. 
=--i 
~ D H 40 
Figure 2.5. FET pad and FET dimensions. 
All dimensions in mils. (.025 mm) 
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2.5 shows the FET dimensions and the n
ecessary mounting 
pads for FETs. Figure 2.6 shows the fin
al layout. 
2.2 Microstrip and Stray Capacitance C
alculations 
Edwards gives both synthesis and anal
ysis formula 
for microstriplines.[13] Table 2.1 lists the 
formula for 
calculating Zo given the width to he
ight ratio and the 
formula for calculating w/h given Zo. 
Also, the table 
lists the equations for calculati
ng the effective 
microstrip permittivity. Using the equ
ations in Table 
2.1, the values for various widths 
and characteristic 
impedances were calculated. 
of these calculations. 
Table 2.2 lists the results 
The impedance looking into a shorted
 transmission . 
line can be obtained from 
where 
Bl= 211f(GHz)~E.eff'l(mm) 300 
( 2. 1) 
( 2. 2} 
For short electrical lengths of line
, small Bl, the 
impedance in equation (2.1) approaches the rea
ctance of 
an inductor, L, where 
L = Zo~(eff' l(mm) 
300 
nH 
Each FET has two source leads. 
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( 2. 3) 
Therefore, an inductance 
Ol 
Ol 
R.F. 
IN 
--, 
,--,I 
! ! ! 
I ; 
L4 
Qi 
L4 
C 
Rl = 720 Ll 
= 4T, #67 L7A
 = 5T, #67 Ll
2 = 3T, #67 C
l= 1.4 
R2 = 720 L2 
= lT, #67 L7B
 = 5T, #67 Ll
3 = 4T, #67 C
2 = 5.6 
R3 = 50 L3 
= 4T, #60 LS 
= 4T, #67 Ll4
 = 2T, #67 C
3 = .3 
R4 = 50 L4 
= * 
19 = * 
C4 = 2. 2 
RBl = ** L5 
= N/A L10
 = 5T, #67 
C5 = 1.4 
RB2 = ** L6 
= 2T, #67 111
 = 2T, #60 
C6 = .4 
( 
C1 = 
ca= 
CA= 
CB= 
+5V 
Shielding 
3.0 
1.0 
100 
.OlµF 
*= Microstrip *
*= Determined f
or individual F
ETs. Values in 
ohms, nH and pF
. 
Figure 2.6. Cir
cuit Board Layo
ut and Final El
ement Values 
.. 
. [ 12] 
Table 2.1. Microstrip Synthesis and Analysis Formula 
For Zo > (44-2Er} ohms, 
:!!_ = [~lill..Lli..L _ 1 J-1 h 8 4exp(H} 
where 
H = zoJ2( r+lf+l:(Er-1} (lnll+ 11n1.) 
119.9 2 E:r+l 2 r 'ii 
For Zo < (44-2~r} ohms, 
wh = ~{(d-1)-ln(2d-l)}+~E-l{ln(d-1)+.294-·E.5 17} 
II Ii r r 
where 
d = 59,96'!'1
2 
Zo{E:'r1 
For w/h < 3.3, 
Zo = 119 •9 ,[ln{4h+l16(.h.) 2+2}-!.(Er-l}(lrill+..l:.1ni.)] 
~2(€r+l) · w w 2 E.r+l 2 r 'ii 
For w/h >3.3, 
zo = 119.9'ir[ w + ln4+ln(e11
2/16} (E.r-1} 
2~ 2h 7, 211 E.r2 
The effective 
for w/h < 1.3 
Eeff 
where 
For w/h > 1.3 
,,.,. J-1 
+~~!! { ln11 ~+ln( 2~+. 94}}. 
microstrip permittivity can be calculated 
using 
-
-2 
= ~r+l 11-...l:(Er-l) (ln(~+ .11n!) I E. r-1 2H E r+l 2 r 11 
E.eff = E r+l+f r-1 ( l+ioh.) - . 555· 
2 2 w 
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Table 2.2. M
icrostrip Dim
ension and Ch
aracteristic 
Impedance Ca
lculations. 
w{mils) 2 0 (ohms) 
w/h t. eff 
25.0 1
02.7 
.800 
1.8362 
26.6 1
00.0 
.851 1
.8410 
30.0 
94.6 
.960 
1.8512 
35.0 
87.9 l
.120 
1.8658 
40.0 
82.2 1
.280 
1.8802 
45.0 
77 .3 
1.440 
1.8755 
47.6 
75.0 
1.522 
1.8812 
50.0 
73.0 
1.600 
1. 8865 
55.0 
69.2 1
.760 
1.8967 
60.0 
65.8 1
.920 
1.9064 
65.0 
62.7 2
.080 
1.9155 
70.0 
60.0 
2.240 
1. 9241 
75.0 
57.5 
2.400 
1.9323 
93.7 
50.0 
2.999 
1.9597 
236.5 
25.0 
7.568 
2. 0817 
Substrate Di
electric Con
stant, Er, eq
uals 2.33 . 
Substrate Th
ickness, h, 
is 31.25 mil
s (1/32" or .79
 mm) 
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of twice the value determined in the de
sign procedure is 
needed on each side of the FET. A 75 ohm
 line was used 
for the source inductors. Table 2.3 l
ists the physical 
dimensions necessary to obtain the requi
red inductances. 
Table 2.3. Microstrip Source Inductor Di
mensions 
L4 = 2.2 nH l = . 253
11 (6.42 mm) 
L9 = 3.0 nH l = .344
11 (8.75 mm) 
Zo = 75 ohms w = 48 mils ( 1. 22 mm) £ eff = 1. 8
812 
The lines actually used were made longer
. This enabled 
the inductors to be trimmed by reducin
g the line length 
at various points. The 90 degree bends 
in the microstrip 
were beveled at 45 degrees. This beve
ling reduces the 
extra capacitance that would result from
 the corner. 
All the mounting pads caused a stray ca
pacitance to 
ground. Also, there was a stray capacit
ance from one pad 
to the next.(Figure 2.7) The capacitance under 
the pad 
was calculated assuming a parallel plate
 capacitor, 
f ol:rA 
h 
(2.4) 
where A is the pad area and his the sub
strate thickness. 
The fringing capacitances can be calcul
ated assuming the 
pad is a transmission line in a directio
n parallel to the 
sides with the fringing capacitances. 
per unit length of a transmission line 
is 
69 
The capacitance 
30 35 
. . -. -/4: 7.f ')p,/ 
-----
-· - · 
ciI Tc1 
-----·----
'lcr1 --=- -= -
All dimensions in mi
ls ( .025 mm). 
Cfl = 15 fF 
Cf 2 = 24 f
F 
~·
··.
·· 
c1 = 20 
fF 
c 2 = 10 
fF 
Figure 2.7. Sources o
f Stray Pad Capacitanc
es. 
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C' ,I Eeff' czo 
(2.5) 
where c is the 
speed of light in f
ree space, Zo is th
e 
characteristic imp
edance of the line
 and € eff is th
e 
microstrip effecti
ve dielectric cons
tant. 
capacitance is cal
culated using 
where Lis the len
gth of the fringing
 side. 
The fringing 
( 2. 6) 
The series 
gap capacitance, 
c1 , and
 the shunt gap capa
citance, c2 , 
can be determined f
rom the curves giv
en by Benedek an
d 
Silvester. [ 
14 ] Figure 2.7 lists 
the estimated stra
y 
capacitance values 
for the resistor a
nd capacitor pads. 
2.3 Inductor Data 
Inductor data we
re measured and 
compared to a 
theoretical expres
sion for 1 to 5 tur
n coils wound on #6
0 
and #67 drill bi t
s. The reactance
 was measured at 1.
0 
and 2.0 GHz. The
 coil was conne
cted to a 50 oh
m 
microstrip on one 
end. The other en
d was grounded by a
 
feed-thru to the gr
ound plane.(Figure 2.8)
 A short was 
used as a referenc
e for the reactanc
e measurements. 
If 
the measured reacta
nces are considered
 to be caused by a
 
pure inductance, t
he two inductor va
lues obtained at 1.
0 
and 2.0 GHz will be
 equal. 
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son Microstrip 
Feed-thru 
Coil 
Duroid™ 
Figure 2.8. Setup used
 for inductance measur
ement. 
Table 2,4 lists the ind
uctor values obtained. 
Since the 
inductances measured 
at the two frequenc
ies were not 
equal, a better model o
f the coil must be cons
idered. The 
new model of the c
oil did not neglect
 the stray 
capacitance from tur
n to turn. This stray
 capacitance 
was lumped into a sing
le parallel capacitanc
e across the 
coil.(Figure 2.9) 
Figure 2.9. Inductor S
tray Capacitances. 
The two measured va
lues of reactance, x1 and 
x2 , w
ere 
used to determine L 
and C in the coil 
model. The 
inductance was calcula
ted using 
L = _1_ fl.i...f 1 - fl/f2 
21, f2/Xl - f 1/X2 
and the parallel capac
itance was calculated u
sing 
c = 1 fl/Xl - f2/X2
 
2'ir f2 2 fl 
2 
(2.7) 
( 2. 8) 
Table 2.4 lists the
 values of Land C 
determined by 
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Table 2.4. Inductor Data 
Close Wound Coil Inductance 
Radius= 21 mils (.53 mm), wound on
 a #60 drill bit. 
Experimental De-embedd
ed 
# L(nH) L(nH) Model Va
lues Theoretical 
Turns 1 GHz 2 GHz 
L(nH) C(pF) L(nH)* 
5 15.1 17.1 14.
5 .065 14.0 
4 11. 5 12.9 11.1
 .080 10.6 
3 7.6 8.0 7.
5 .056 7.2 
2 4.5 4.6 4
.5 .041 4.1 
1 1.8 1.7 *** 
*** 1.4 
Radius = 17 mils ( . 43 mm) , wound on 
a #67 drill bit. 
Experimental De-embedde
d 
# L(nH) L(nH) Model Valu
es Theoretical 
Turns 1 GHz 2 GHz L(nH) C
(pF) L ( nH) * 
5 11.1 12.3 10.
8 .074 9.6 
4 8.0 8.8 7.
8 .100 7.3 
3 6.0 6.2 5.9
 .045 5.1 
2 3.3 3.3 3.3
 .ooo 2.9 
1 1. 6 1.4 *** 
*** 1.1 
Deformed Coil Inductance 
Measured inductance with turn
s spread apart. 
Radius= 21 mils (.53 mm), wound on
 a #60 drill bit. 
# 
Turns 
5 
4 
3 
2 
1 
Experimental 
L(nH) L(nH) 
1 GHz 2 GHz 
11.1 11.9 
7.5 7.6 
5.7 5.8 
3.3 3.2 
1.8 1.7 
* 
*** 
Theoretical values calculate
d using 12 mils/turn. 
Model values not applicable.
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equations (2.7) and (2
,8). 
A theoretical expr
ession for the in
ductance of a 
non-infinite solen
oidal coil is [15] 
H 
(2.9) 
where R is the co
il radius, N is the
 number of turns an
d 
l is the coil leng
th. For a coil wi
th the wire thickn
ess 
comparable to the
 coil radius, th
e value of R i
s 
questionable. For
 AWG #32 wire (10 mils,
 .25mm) on a #60 
drill bit (40 mil dia
meter, 1.02mm), 54% of 
the area of 
one turn is compos
ed of metal. The 
area of one turn o
f a 
coil formed on a #6
7 drill bit consi
sts of 60% meta
l. 
Since the inductan
ce results from th
e magnetic flux th
ru 
each turn, the inn
er coil radius was
 used for the va
lue 
of R. Allowing fo
r a 2 mil (.051mm) incr
ease in diameter 
due to spring fro
m the form, R=21 m
ils (.53mm) was used 
for the #60 coils a
nd R=17 mils (,43mm) w
as used for the 
#67 coils. 12 mi
ls/turn (.305 mm/turn) 
was allowed for 
each turn in ca
lculating 1. Ta
ble 2.4 lists th
e 
theoretical inducta
nce values. Figur
es 2.10 and 2.11 a
re 
plots of the de-
embedded inductan
ce values and th
e 
theoretical values
. There is very g
ood agreement betw
een 
the experimental a
nd theoretical ind
uctance values. 
Reactance measurem
ents were also perf
ormed on coils 
with their turns 
spread apart. Fig
ure 2.12 illustrate
s 
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4 5 
bit. 
16 
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C: 
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Cl 
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C: 
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C: 
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Figure 2.11 
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the type of deformation to the coil. 
JL 
Figure 2 .12. Coil Deformation 
The measured inductance values are listed in Table 2. 4. 
The difference between the inductance measured at 1.0 and 
2. O GHz is much smaller than the difference for close 
wound coils. . This difference is an indication that the 
capacitance from turn to turn had a major contribution in 
the reactance measurements of the close wound coils. 
Figure 2 .13 shows the measured inductance of #60 coils 
before and after coil deformation. By spreading the coil 
turns, the inductance of a coil with one less turn can be 
obtained. 
2.4 Input Stage Construction 
Each of the matching networks were built and tested 
before the FETs were added to the circuit. 3mm semi-rigid 
coaxial line was used as a probe. 50 ohm chip resistors 
were added to the circuit to act as temporary loads for 
the reflection measurements. 
The input 
L3.(Figure 2.6) 
L2 and C2 were 
stage was initially constructed without 
Ll and Cl were switched in position and 
also switched. This placed Ll and L2 
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Number of Turns 
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+ Turns spread apart, L at 2.0 GHz 
o Turns spread apart, L at 1.0 GHz 
R== 21 mils (.53 mm>, #60 drill bit. 
Turns spread uniformly apart with the 
end turns at a 45 degree angle. 
Figure 2,13 
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parallel to each oth
er, but they were 
separated by 
approximately 3 diam
eters, 100 mils (2.5 mm). 
A 50 ohm 
load was placed acro
ss L2 and the inpu
t reflection 
coefficient of the 
two resonator circuit 
was measured. 
Figure 2.14 shows th
e circuit, the res
ults of the 
measurement and the th
eoretical reflection c
oefficient of 
the ideal circuit. 
The experimental resu
lts did not go 
thru a resonance as ex
pected. This was fou
nd to be due 
to coupling between 
Ll and L2. By switch
ing L2 and C2 
back to the position s
hown in Figure 2.6, 
the coupling 
was reduced. This sw
itch separated the two
 inductors and 
placed C2 as a shiel
d between them. Figu
re 2.14 shows 
the results of the 
switch. The circuit 
exhibited the 
correct resonant behav
ior, but the Q was not as h
igh as 
the theoretical circu
it. 
The reflection coeffic
ient looking from the 
FET side 
of the input matchin
g network with the inp
ut terminated 
was measured next. F
igure 2.15 shows the 
experimental 
and theoretical result
s. At about 1.4 GHz 
both branches 
of the network will be
 in resonance and zer
o reflection 
should be seen. The
 experimental results 
indicate that 
at 1.4 GHz a load of m
ore than 50 ohms was p
resent. This 
was due to Ll being lo
ssy. Ll was about 30 
mils (.76 mm) 
from the metal wall of
 the input SMA™ conne
ctor. If eddy 
currents were induced
 into the metal by Ll,
 the inductor 
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Coupled Inductors 
l I , I I I I I I I I 
0 .6 1.0 1.5 
o Li and L2 coupled, Measured S11. 
A L1 and L2 not coupled, Measured S11. 
o Theoretical S11. 
Freq. 1.0 to 2.0 GHz stepping 
Figure 2,14 
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I l 
2. 
Lossy Inductor 
I I I f I 
I I I 
0 .6 1.0 
a Lossy L1, Measured S22. 
A L1 not lossy, Measured S22. 
o Theoretical S22. 
Freq. 1.0 to 2.0 GHz stepping at .1 
I I I I ' 1.5 
50nrcL} f C: 1$22 
Figure 2.15 
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I I 
2. 
would become lossy. L
l and Cl were subsequen
tly switched 
to the positions shown
 in Figure 2.6. 
the improved results o
f this switch. 
Figure 2.15 shows 
Figure 2 .16 shows 
the experimental and th
eoretical reflection 
coefficients 
of the complete inpu
t matching network as s
een from the 
gate of Ql. 
2.5 Interstage Constru
ction 
The interstage caused f
ewer complications th
an the 
input stage. One 
modif !cation was mad
e on the 
interstage. · The smal
l series 1. 5 nH inducto
r, L5, was 
removed so that the 
pad capacitance of the 
drain of Ql 
could be absorbed by
 C3. Figure 2.17 
shows the 
experimental reflectio
n coefficients 
looking forward from th
e drain of Ql. 
shows the reflection
 coefficient of 
of the interstage 
Also, this figure 
the theoretical 
circuit including L5. 
The experimental and t
heoretical 
circuits agreed closely
 in their behavior. 
2.6 Output Stage Cons
truction 
The output stage wa
s constructed without t
he gain 
compensation network. 
The one problem encou
ntered was 
with the parallel res
onator formed by Lll an
d C4. (Figure 
2.6) Figure 2.18 shows 
the experimental refl
ection 
coefficient looking i
nto the circuit formed 
by LlO, Lll, 
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Input Matching Network 
I I I 
I I I , I I I I I I I I 
0 .s 
1.0 1,5 
O Experimental S22 of input matching network. 
A Theoretical S22. 
Freq. 1.0 to 2.0 GHz stepping at .1 
s0nC~8s22 
Figure 2 .16 
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2. 
Interstage Matching Network 
0 .5 
1.0 1,5 I I I I , I 
I 1 I I ' I I I , 
O Experimental S11 without LS. 
A The ore ti cal S11. 
Freq. 1.0 to 2.0 GHz stepping at .1 
2, I I I 
I J 
L5 LS CA LS 
s1r~8s0n 
Figure 2 .17 
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Part of Output Stage 
I I I I I 
0 .5 
a Experimental S11. 
A Theoretical S11. 
I I I I I I 
1.0 1.5 
Freq. 1.0 to 2.0 GHz stepping at .1 
L10 
s11r::1 ~ £Js0n 
Figure 2.18 
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I I 
2. 
C4 and a load terminati
on across C4. The t
heoretical 
plot shows a resonan
t loop that was not pre
sent in the 
plot of the actual resu
lts. The loop was not 
present due 
to the physically long 
path between the ground
ed ends of 
C4 and Lll. In reson
ance, a parallel LC circu
it has a 
circulating current betw
een the Land C. In the
 physical 
layout this current had
 to circulate over a 
very long 
path. 
lossy. 
At microwave frequenci
es this path would be v
ery 
To remedy the problem, 
C4 was moved to the same
 
pad as Lll. Figure 
2.19 shows the experi
mental and 
theoretical reflection 
coefficients of the ent
ire output 
matching network as 
viewed from the drain o
f Q2. The 
experimental and desire
d responses match wel
l in this 
section. 
2.7 FET DC Characteris
tics 
VP and Inss were meas
ured on the FETs with a 
curve 
tracer. The FETs were 
mounted on a test fixtu
re with 100 
pF capacitors bypassin
g 
ground.(Figure 2.20) 
Bypass Capacitors 
the gate and 
Indicates Cu 
on DuroidTM 
drain to 
Figure 2.20. FET test f
ixture for DC character
ization. 
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Output Matching Network
 
I I I I , 
, , r , r , r 1 , r
 , r , 1 
0 .s 
· 1.0 
IJ Experimental S11, 
A Theoretical S11. 
Freq. 1.0 to 2.0 GHz 
stepping at .1 
, r , r 
1,5 
, I , I 
2, 
s11r~1 j t'.r.J 50Q 
Figure 2, 19 
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Table 2.5 lists the results on 5 different FETS. The 
FETs all had very similar characteristics. 
Table 2.5. VP and loss variation in NEC72089 MESF
ETs. 
FET Vp(V) Ioss(mA) 
1 -3 140 
2 -3 140 
3 -2 120 
4 -2 120 
5 -3 150 
The FETs were biased at ~15% of IDSS· This bias 
current yields approximately the best noise figure. The 
source to gate voltage requi~ed for a given drain current 
was found using 
VGs 2 
1o = 1nss( 1 - ~) p 
(2.10) 
Since the gate is held at ground, the required source 
bias resistors were found using R = VGs/I0 • The 
resistors, RB1 and RB2, in Figure 2.6 are twice the value I 
of R. 
2.8 Instabilities and Shielding 
The amplifier was first tested without the gain 
compensation network. There were many problems with 
feedback across gain stages. The coils at the FET gate 
terminals, L3 and LB, were extremely sensitive to 
physical position. Deformation of these coils caused the 
88 
amplifier to become unstab
le. 
erected that isolated t
he 
Shielding was subsequently
 
gate and its associate
d 
matching network elemen
ts from the source and
 drain 
circuit. Figure 2.6 sh
ows where the shieldin
g was 
erected. The amplifier 
showed immediate improvem
ent in 
stability after the shield
ing was added. Tuning o
f the 
coils was possible without 
causing oscillations. 
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Chapter 3 Amplifier Performance 
Gain and VSWR measurements were performed on an 
HP-8410A network analyzer. Data were collected by an 
Apple Ile through a Keithley data acquisition box. A 
one-port correction routine was applied to the reflection 
measurements.( 16 1 Appendix A shows the experimental 
setup and discusses the one-port correction routine. 
Noise measurements were performed on an HP-8970A noise 
figure meter. 
oscillator 
For frequencies above 1500 MHz, a local 
and mixer were needed to translate the 
amplifier's output to below 1500 MHz. Figure 3.1 shows 
the noise setup used in the measurements. 
3.1 Gain Slope Compensation Network Redesign 
The amplifier was initially tested without the gain 
slope compensation network. Figure 3.2 shows the 
measured gain. At 1.2 GHz a 28.2 dB gain was measured 
and at 1.6 GHz a 24.8 dB gain was measured. This 
variation corresponds to 8.2 dB/octave gain slope. The 
gain compensation network was originally designed to 
correct a 9 dB/octave slope with 4.67 dB attenuation at 
1.2 GHz and 1.45 dB loss at 1.6 GHz. These attenuations 
would reduce the gain to approximately 23 dB across the 
band from 1.2 to 1.6 GHz. Therefore, the elements in the 
90 
HP-346B 
Noise 
source 
HP-8970A 
Noise Figure 
Meter 
ouT 
scope 
MA-1 
Mini-circuits J Mix_e_r ___ _ 
HP-8614A 
t===:::l signal 
WJA36 
Watkins-Johnson 
Amplifier 
Generator 
2200 MHZ 
Figure 3 .1. 
Noise Measurement Test setup, 
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gain-T we
re reca
lculated 
to provide
 3 dB at
tenuation
 at 
1.2 GHz an
d zero at
tenuation
 at 1.6 GH
z. Table 3
.1 lists 
the reca
lculated 
values a
nd Figure
 2.6 show
s the fin
al 
element v
alues use
d in the 
construc
tion. 
Table 3 .1
. Recalcu
lated Gain
-T Values
. 
L13 = 8. 
8 nH 
L14 = 2. 
8 nH 
C7 = 3.5 
pF 
ca = 1.1 
pF 
R3 = 50 o
hms 
R4 = 50 o
hms 
3.2 Fina
l Amplifi
er Perform
ance 
With the 
redesigned
 gain com
pensation 
network 
added 
to the a
mplifier, 
the gain 
and input
/output r
eflection
 
coefficie
nts were m
easured. 
Tuning of
 the amp
lifier was
 
accomplis
hed by d
eforming 
the wound
 coils an
d adjusting 
the source
 inductor
s. Figur
e 3.3 sho
ws the a
mplifier'
s 
gain perfo
rmance. 
A gain of
 26.5 dB 
was me
asured at 
1.2 
GHz and a
t l . 6 GHz 
a 2 5. 5 dB 
gain was
 meas
ured. Th
is 
correspon
ds to a 2
.5 dB/octa
ve gain s
lope. Th
e initial
 
specifica
tions sta
te that a 
gain of 2
5 dB is d
esired wi
th 
less than 
1 dB diffe
rence bet
ween the 
L2 and 
Ll bands
. 
This ga
in requi
rement 
was m
et, but 
only at 
the 
specifica
tion's ext
remes. 
Figure 3
.4 shows
 the me
asured in
put refle
ction 
coefficie
nt. The 
input VSW
R plot 
enters t
he 1.5 : 
1 
circle at
 approxim
ately 1.1 
GHz and lea
ves at 
1.6 GHz. 
The spec
ifications
 stated 
that a 
maximum 
of 20% 
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Complete Amplifier Input Match 
• 1 ' 
I I I 
,5 1.0 I I 0 
I I I 
O Input reflection coefficient of the 
complete amplifier. 
Smith chart normalized to 50 ohms. 
1.5 : 1 VSWR circle is shown. 
Freq. 1.0 to 2.0 GHz stepping at .1 
Figure 3. 4 
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1.5 
I I 
2, 
reflection was toler
able. The amplifier
 meets this 
specification across t
he band from 1.2 to 1.
6 GHz. 
The output reflection 
coefficient is shown i
n Figure 
3.5. The maximum r
eflection coefficien
t of .23 was 
measured at 1.1 GHz. 
For frequencies betwee
n 1.2 and 1,6 
GHz the output reflect
ion coefficient is be
tter than a 
1.5 1 VSWR. For
 frequencies out of b
and, the gain 
compensation network w
ill provide a 50 ohm m
atch. This 
property of the gai
n-T is shown in Fi
gure 3.5 for 
frequencies above 1.6 
GHz and below 1.1 GHz.
 
match met the initial 
specifications. 
The output 
Figure 3.6 shows th
e measured noise figur
e of the 
amplifier. The noise
 was measured at room 
temperature. 
The effective noise 
temperature of 96 °K w
as measured at 
1.2 GHz and an effecti
ve noise temperature o
f 115 °K was 
measured at 1.6 GHz
. These noise tem
peratures are 
significantly higher t
han the specified 78 
°K effective 
temperature. Noise tu
ning the input matchin
g network was 
attempted. Insignifi
cant improvement resu
lted from this 
tuning. A potentiom
eter was substituted 
for the bias 
resistors in the fir
st stage. The bias c
urrent to the 
first FET was varied w
hile measuring the noi
se figure at 
1.4 GHz. Figure 3.7 
shows the variation of
 noise figure 
versus bias current. 
The FET was initially
 biased at 
approximately 20 mA.
 This bias of 15% o
f r055 yie
lded 
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Complete Amplifier Output Match 
I I • I C I I I 
I I I 
0 .5 1.0 1.5 
a Output reflection coefficient of the 
complete amplifier. 
Smith chart normalized to 50 ohms. 
1.5 : 1 VSWR circle is shown. 
Freq. 1.0 to 2.0 GHz stepping at .1 
Fj,gure 3.5 
97 
I I 
2. 
2.00 
- 1.75 
m 
"'O 
-
QI 
" ::, tn 
•ri 1.50 
LL. 
QI 
Ill 
•ri 
0 
z 
1.25 
Noise Figure vs Frequency
 
1.00,,.._ __ ..__ __ _,__ _ ..
.._ __
 ......, __ --
'-----
L-----I 
1.0 1.1 1.2 1
.3 1.4 1.5 
F .requency ( GHz) 
a Measured noise f igu.re o
f .the 
complete amplifier. 
Figure 3. 6 
98 
1.6 1.7 
1.2 
-m 
-0 
-
OI 
"' ::, 
.: 1.1· 
LL. 
GI 
Ill 
.... 
0 
z 
Noise Figura vs FET Bias 
1.0i--------..J--------~------.-1---------1.------__.ll...-----___.J 
5 10 15 
20 25 30 
0 
Drain Current (mA> 
D Measured noise figure of th• amplifier 
versus drain current of the first stage FET, 
Supply voltage held at 5 vol ts. 
Figure 3.1 
99 
the best noise figu
re. 
The failure to obta
in a better noise
 figure by 
tuning and bias l
ead to the hypothe
sis that the input 
matching network wa
s lossy. The avai
lable gain of an 
attenuator casca
ded at the input
 of an amplifier ad
ds 
directly to the nois
e figure of the am
plifier. Theoreti-
cally, a lossle
ss matching netwo
rk would have an 
available gain of u
nity or O dB. Thu
s, the noise figure 
of the first stag
e would be determ
ined by the source 
admittance presented
 to the FET input. 
In practice, the 
input matching ne
twork is lossy, 
and this loss adds
 
directly to the nois
e figure of the f
irst stage. The 
available gain of th
e input matching ne
twork was measured 
to verify this h
ypothesis. 
calculated using 
The available gain
 was 
( 3. 1) 
where s 21 and 
s 22 were
 the experimental
ly measured 
transmission 
respectively. 
and output refl
ection coefficien
ts, 
Equation (3.1) is ver
y sensitive to 
measurement erro
r for frequencies
 out of band. Thi
s 
inaccuracy is due to
 1s 22 1 approac
hing one and 1s 21 1 
approaching zero. 
Thus, equation (3.1) is 
indeterminate 
for frequencies out
 of band. A good 
estimate of GA can
 
be obtained for 
frequencies in ba
nd. At these 
100 
frequencies, IS22 1 is not clo
se to unity and 1s21 1 is n
ot 
zero. Figure 3.8 show
s the measured availab
le gain of 
the input matching 
network. These loss
es are very 
significant and are ca
pable of raising the 
noise figure 
above 1 dB. 
3.3 Future Recommend
ations and Conclusions 
The gain and input/o
utput matches of the a
mplifier 
were successfully o
btained. The amplif
ier, however, 
possessed a higher 
noise figure than 
theoretically 
predicted. This high
 noise figure can 
be primarily 
attributed to the l
oss of the input mat
ching network. 
Possible problems w
ith this network an
d the 
matching networks inc
ludes: 
1. Inductors that w
ere low Q; either form 
being too close to me
tal walls or from skin
 
effect in the coil its
elf. 
2. Inductors which we
re physically too cl
ose 
to each other and were
 coupled 
3. Losses in the capa
citors. 
other 
Measurements should b
e performed to determi
ne the losses 
associated with these 
passive elements. 
These losses 
could then be incorpor
ated into the SUPER-COM
PACT™ model. 
Stray pad capacitanc
es caused many difficu
lties in 
realizing the circu
it. Some of the 
stray shunt 
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capacitances could be absorbed by the shunt cap
acitors in 
the circuit, but many of the stray effects 
had to be 
overcome during the tuning of the circuit. Th
ese 
pad capacitances should be incorporated 
into 
SUPER-COMPACT™ model during optimization. 
stray 
the 
The circuit board layout was densely packed 
with 
components. The input stage was especially cr
owded. A 
new layout should concentrate on keeping 
inductors 
physically separated, orthogonal and far from
 metallic 
walls into which eddy currents can be induced. 
Areas for 
shielding should be provided. This shieldin
g should 
separate the network connected to the gate o
f the FET 
from the source and drain components. 
The overall amplifier design and construction
 was 
successful. The design procedure incorporated 
inductors 
in the sources of the FETs. These inductance
s helped 
stabilize the FET and provided more possibi
lities for 
both an input power match and a noise match. 
Broadband 
matching techniques were used to design th
e various 
matching networks. Computer analysis. and op
timization 
provided an amplifier design which 
met all 
specifications. During the fabrication of the 
amplifier, 
physical layout anomalies were discovered. The
se effects 
included inductors that were lossy due to 
physical 
closeness to metal surfaces, coupled induc
tors and a 
103 
parallel resonator which was lossy due to a long pa
th 
between the ground connections of each element. T
he 
actual amplifier constructed met all the specificatio
ns 
except for noise figure. Available gain measurements 
of 
the input matching network were made in an attempt 
to 
explain the slightly higher noise figure. Rec
om-
mendations for improvement of the circuit models for u
se 
in computer optimization were presented. Through the u
se 
of these models and a second circuit board layout, 
an 
improved version of the amplifier could be constructed.
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Appendix A 
S-Parameter Measurement Test Setup 
Figure A,l shows the experimental setup used for reflection and transmission measurements. The sweeper provides an output voltage proportional to frequency. This voltage was used to determine when to sample the magnitude and phase outputs. 
A one-port correction was applied to the reflection measurements.[ 171 The reflections from a short, an open and a 50 ohm load were measured at .1 GHz intervals from 1.0 to 2.0 GHz. From these three parameters; RFS' RFO and RFM' the S-parameters of an unknown two-port at the input of the OUT can be calculated.(Figure A.2) 
Network 
Analyzer 
Reflection r 
. Port 
1 
0 
fl.n 
UNKNOWN 
[SJ DUT 
Figure A.2. The reflection port of the network analyzer consists of an unknown two-port and the load. 
The S-parameters of the unknown two-port can be calculated using 
(A.1) 
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Figure A.1. S-Parameter Measureme
nt Test Setup. 
and 
Rps+ RFO -
2RFM 
RFO - RFS 
(A, 2) 
2 (RFo - RFM)(RFs - RFM
) (A.3) 
s12S21 = R
FS - RFo 
~n is the measur
ed reflection coe
fficient and f1. is the 
true reflection o
f the load. fr: can be calcula
ted using 
5 11 - Gn 
Ti = -=--------_..;..=-=----$115 22 - 8128 21 - f1n5 22 
(A.4) 
The Apple I!e a
pplied the above 
corrections to me
asured 
reflection data a
nd displayed the 
results in both 
Smith 
chart and tabular
 form. 
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